View SMTB4004F_439604.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

SUMMIT
MICROELECTRONICS, Inc. Distributed Power Hot-Swap Controller
SMT4004
FEATURES
l Programmable Voltage and Current Monitoring l Programmable Watchdog and Longdog Timers
w Monitors 4 independent supplies w Programmable Host-side Under- and OverVoltage Thresholds w Programmable Card-side Under-Voltage Monitors w Programmable Card-side Circuit Breaker Delay and QuickTripTM Threshold Levels
l Programmable Card-side Trakker Function
(0 to 6.4 seconds)
l Operates From Any One of Four Supply Voltages l Nonvolatile Fault Register
w Records Source of Any Interrupt w Readable in "Dead Board" Environment
l All Communications to Configuration Registers
and Memory Array are via 2-wire Serial Interface
w Programmable Slew Rate Control w Guarantees and Enforces Supply Differential Tracking
FUNCTIONAL BLOCK DIAGRAM
PWR_ON FORCE_SD SEATED1# SEATED2# 33 UV_OVERRIDE 12 27 10 11 MR# IRQ_CLR# 5 6 7 IRQ#
13 RST1# VO1 20 CB1 37 VI1 41 SUPPLY MANAGER #1 14 RST2# RESET & STATUS OUTPUT CONTROL LOGIC SEQUENCE ENABLE LOGIC 15 RST3# 16 RST4# 3 CROWBAR
25 CBFAULT 26 HEALTHY# 32 VGATE1 31 VGATE2 CHARGE PUMP & VGATE CONTROL 30 VGATE3 29 VGATE4 28 VGG_CAP 24 ENABLE
VO2 21 CB2 36 VI2 40
SUPPLY MANAGER #2
VO3 22 CB3 35 VI3 39
SUPPLY MANAGER #3
VO4 23 CB4 34 VI4 38
SUPPLY MANAGER #4
TRAKKER LOGIC
9
TRKR_IRQ#
48 WLDI TIMER LOGIC POWER SUPPLY ARBITRATION 1 2 4 LDO# WDO# 1.25VREF
43 A0 MEMORY & 2-WIRE BUS INTERFACE 44 A1 45 A2 46 SDA 47 SCL 42 8 18 DGND 19 AGND 17 PGND
2049 BD 2.1
VDD_CAP PGND
(c)SUMMIT MICROELECTRONICS, Inc., 2000 * 300 Orchard City Dr., Suite 131 * Campbell, CA 95008 * Phone 408-378-6461 * FAX 408-378-6586 * www.summitmicro.com Characteristics subject to change without notice 2049 2.2 9/13/00
1
SMT4004
DESCRIPTION
The SMT4004 is a fully integrated programmable voltage manager IC, providing supervisory functions and tracking control for up to four independent power supplies. The four internal managers perform the following functions: Monitor source (bus-side) voltages for under- and overvoltage conditions, monitor each supply for over-current conditions, monitor back end (card-side) voltages for two staged levels of under-voltage conditions, insure power to the card-side logic tracks within the specified parametric limits, and provide supply status information to a host processor. The SMT4004 incorporates nonvolatile programmable circuits for setting all of the monitored thresholds for each manager. Individual functions are also programmable allowing interrupts or reset conditions to be generated by any combination of events. Because of a proprietary EEPROM technology that it employs it is also able to store fault conditions as they occur. In the case of a catastrophic failure the fault is recorded in the registers and then can be read for analysis.
PIN CONFIGURATION
48-Pin TQFP
48 47 46 45 44 43 42 41 40 39 38 37
WLDI SCL SDA A2 A1 A0 VDD_CAP VI1 VI2 VI3 VI4 CB1
LDO# WDO# CROWBAR 1.25VREF MR# IRQ_CLR# IRQ# PGND TRKR_IRQ# SEATED1# SEATED2# UV_OVERRIDE
1 2 3 4 5 6 7 8 9 10 11 12
36 35 34 33 32 31 30 29 28 27 26 25
CB2 CB3 CB4 PWR_ON VGATE1 VGATE2 VGATE3 VGATE4 VGG_CAP FORCE_SD HEALTHY# CBFAULT
RST1# RST2# RST3# RST4# PGND DGND AGND VO1 VO2 VO3 VO4 ENABLE
13 14 15 16 17 18 19 20 21 22 23 24
2049 PCon 2.1
ABSOLUTE MAXIMUM RATINGS*
Temperature Under Bias ....................... -55C to 125C Storage Temperature ............................ -65C to 150C Lead Solder Temperature (10 secs) ................... 300 C Terminal Voltage with Respect to GND: V0, V1, V2, and V3 ........... -0.3V to 6.0V All Others ........................ -0.3V to 6.0V *COMMENT
Stresses listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.
2
2049 2.2 9/13/00
SUMMIT MICROELECTRONICS, Inc.
SMT4004
DC OPERATING CHARACTERISTICS
(Over Recommended Operating Conditions; Voltages are relative to GND)
Symbol VI IDD On IDD Off PVIT VIHYS VCB Parameter Supply voltages VI1 through VI4 Power supply current Notes Highest VI (2.7V) powers the SMT4004 PWR_ON and ENABLE active ENABLE inactive 0.9 10 20 Programmable. Set by Register R1B, data bits D1 & D0, respectively Programmable. Set by Register R1A, data bits D7 & D6 (e.g.), respectively RLOAD = 2k MOSFET switches On VGSINK = 1mA MOSFET switches On Programmable. Set by Register R10, data bits D3 & D2 or D1 & D0, respectively VO pins, delta differential allowed 8-bit resolution, 20mV/bit 0.9 10 VI = 2.7V VI = 5V VI = 2.7V VI = 5V ISINK = 2mA 2.5V min. into 1k 0.9 x VI 0.7 x VI -0.1 -0.1 0 4 5 VI VI 0.1 x VI 0.3 x VI 0.4 7 0 0 1 1 0 1 0 1 100 250 500 1000 100 6.0 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 1.23 14 0 25 25 50 100 200 Off 75 100 150 1.25 1.27 16 0.4 80 mV mV mV V V V A V/s V/s V/s V/s mV V mV V V V V V s
2049 Elect Table 1.0
Min. 2.7
Typ.
Max. 5.5
Units V mA mA V mV
1
3 0.1 6.0
Programmable VI input threshold 8-bit resolution, 20mV/bit range OV/UV trip hysteresis Circuit breaker trip voltage
30
mV s s s s
CBDELAY Over-current filter
VQCB
Quick-trip voltage
VREF VVG On VVG Off IVG
1.25VREF output voltage VGATE drive output voltage VGATE drive output current
SRVG
VGATE output voltage slew rate
SRDELTA TRAKKER slew differential POVT OVHYS VIH VIL VOL tCROW Programmable card-side voltage threshold range OV input hysteresis Input high voltage Input low voltage Open drain outputs Crowbar output pulse width
SUMMIT MICROELECTRONICS, Inc.
2049 2.2 9/13/00
3
SMT4004
PIN DESCRIPTIONS AND DEVICE OPERATION
THE TRAKKER SUPPLY VOLTAGES
The VI inputs of all four supply managers are diode ORed and tied to the device's internal VDD node. The TRAKKER will use the highest VI input for its supply voltage. At least one VI input must be at or above 2.7V for proper device operation. VDD_CAP -- Charge storage connection for the chip's internal power suply. For most applications a 10F capacitor should be connected to his pin. VGG_CAP -- This pin should be tied to a capacitor to be charged by the charge pump. The capacitor should be of sufficient size so as to provide current to the VGATE outputs under varying load conditions. PGND -- Power ground DGND -- Digital Ground AGND -- Analog Ground
SUPPLY MANAGERS
The electrical placement of the SMT4004 on a printed circuit card is such that it separates the host power supply and any on-board DC-to-DC converters (or LDOs) from the backend circuitry such as multiple DSPs, microprocessors and associated glue logic. The host supplies, and any other regulated voltages that will be "switched" by the device, are referred to as bus-side voltages. The voltages that are on the backend circuitry side of the switches are referred to as card-side voltages. The four supply manager blocks are identical. Each contains three primary functional blocks: the first monitors the bus-side voltages, the second monitors the card-side voltages, and the third monitors over-current conditions for that particular supply.
BUS-SIDE MANAGEMENT
Figure 1 illustrates the functional blocks of the four supply managers. Each manager block can be independently enabled or electrically removed from the device. The VI input monitors the bus-side voltage for both undervoltage and over-voltage conditions. The thresholds for the under-voltage detection for VI inputs are programmed in Registers R00 through R03. The VI input is effectively the VREF of a nonvolatile DAC. The DAC has been designed so that the threshold can be determined by multiplying the binary value of the Register times 20mV and adding that to 0.9V in the formula PVIT = 0.9V + (0.2mV x n), where n is the register value (0 - 255 decimal). This allows very precise monitoring of voltages in the range of 0.9V to 6V without the use of external resistor divider networks. The over-voltage section works in a similar manner, with the formula being Offset = (PVIT x 1.2) + [(0.04 x PVIT) x n], where n is the register value in R04 through R07. All enabled manager blocks must ensure their respective VI inputs are within the programmed limits before the VGATE outputs can be turned on and the TRAKKER logic enabled. The VI comparator outputs can also be used to generate a general interrupt. It should be noted that either one or both of the bus-side monitors could be disabled via Registers R04 through R07.
TIMERS
LDO# -- The longdog timer output is an active-low opendrain output that can be wire-ORed with other open-drain signals. The longdog timer is generally programmed to generate an output at a time interval longer than the watchdog timer. The time interval is programmed in Register R1C. WDO# -- The watchdog timer output is an active-low open-drain output that can be wire-ORed with other opendrain signals. The watchdog timer is generally programmed to generate an output at a time interval shorter than the longdog timer. The time interval is programmed in Register R1C. WLDI -- Watchdog and longdog timer reset input. A lowto-high transition on this pin will reset both the watchdog timer and the longdog timer. The watchdog and longdog work in tandem: resetting one resets the other. Generally, the longdog will be programmed to time out sometime after the watchdog. As an example, the WDO# output could be used to generate a warning interrupt and the LDO# output could be tied to a system reset line. Both timers can be turned off, facilitating system debug and also allowing operating systems to `boot up' and configure themselves without interrupts or resets.
4
2049 2.2 9/13/00
SUMMIT MICROELECTRONICS, Inc.
SMT4004
VIX
- +
OV Comparator VGATE Enable
VGATE and TRAKKER Logic
+ VREF -
UV Comparator
CBX
Programmable Delay 25mV
+ -
Circuit Breaker Comparator
( = Programmable)
OC + - Programmable Quick Trip Threshold VOX Quick Trip Quick Trip Comparator
To IRQ
To Crowbar
- + UV1 Comparator
To RST
+ VREF - UV2 Comparator
2049 Fig01 1.0
Figure 1. Supply Manager Circuit
CARD-SIDE MANAGEMENT
On the card-side the TRAKKER monitors two programmable under-voltage thresholds on the VO inputs: UV1 and UV2. UV1 can be used to generate a warning interrupt that the supply is decaying, and UV2 can be used to generate a reset condition or a crowbar output. The cardside under-voltage (UV1) threshold value is programmed in Registers R08 through R0B. Like the bus-side thresholds the levels can be programmed in 20mV increments (on top of 0.9V). The second level (UV2) is determined by
the formula UV2 = UV1 - [(UV1 x 0.01) x n], where n is the value in Registers R0C through R0F. It should be noted that either one or both of the card-side monitors can be disabled via Registers R0C through R0F.
OVER-CURRENT PROTECTION
The CB inputs are the circuit breaker inputs for the supply voltages. With a series resistor placed in the supply path between VI and CB the circuit breaker will trip whenever the voltage across the resistor exceeds 25mV.
SUMMIT MICROELECTRONICS, Inc.
2049 2.2 9/13/00
5
SMT4004
The on-board electronic circuit breaker can be programmed to application specific levels. The circuit breaker delay defines the period of time the voltage drop across RS is greater than 25mV but less than VQCB before the VGATE output will be shut down. This is effectively a filter to prevent spurious shutdowns of VGATE. The delays that can be programmed are 25s, 50s, 100s and 200s. The programmable delay bits are located in Register R1B. The Quick-Trip circuit breaker threshold (VQCB) can be set to 150mV, 100mV, 75mV or off (Register R1A). This is the threshold voltage drop across RS that is placed between VSS and CBSense. If the voltage drop exceeds the programmed threshold, the electronic circuit breaker will immediately trigger with no delay. The outputs of these comparators can be used to generate interrupts and reset conditions and toggle the crowbar output.
TRAKKING AND SOFTSTART CONTROL
VGATE -- The VGATE outputs are used to control the "turning-on" of the card-side voltages. The ramp rate (for both turn-on and turn-off) of the outputs is programmable from 100V/s to 1000V/s (Register R10). The four outputs ramp at the same slew-rate, so normally there will be no differential voltage between any of the supplies until each reaches its maximum level. The ramp rates are inherently adaptive. That is, if the difference between any VO input is greater than 100mV in the linear region, the slew rate will be increased or decreased to minimize the differential. The comparisons are made between VO1 and VO2, VO2 and VO3, VO3 and VO4, and VO4 and VO1. If at any time a differential of greater than 300mV is detected a pre-programmed (Register R10) action can be taken. The TRAKKER can shut down the offending supply, generate an interrupt output, or ignore the situation. If SoftStart is enabled (Registers R0C through R0F) the supply or supplies designated will be ramped as soon as the input conditions are met and no Trakking will be performed. Any supply not designated as a softstart supply will not be ramped until the designated supply has reached its VO threshold. This type of operation would commonly be used where a bus voltage (e.g., 5V) is first switched to a DC-to-DC converter or group of LDOs; and then their outputs would be switched in a Trakking mode to the card-side logic. Supply managers designated for Trakking will not begin start-up until the soft start channels are fully turned on. The delay is approximated by the formula tD =16,000 / SR, where tD is the time delay in milliseconds between the PWR_ON signal going high and the start of the tracking ramp-up, and SR is the programmed start-up slew rate in V/s. For example, the time delay for a programmed slew rate of 500V/s is: tD = 16,000 / 500 = 32ms.
POWER-ON SEQUENCING
In order to begin sequencing of the card-side supplies (ramping the VGATE outputs) a number of conditions must be met. All enabled bus-side voltages must be above their respective under-voltage thresholds, the card-side voltages (e.g., residual capacitor stored potentials) must be near zero volts, and the following inputs must be properly set. ENABLE -- When active the ENABLE input brings the IC out of a standby mode where the charge pump supplying the VGATE outputs is turned on (and begins charging the VGG_CAP) and the bandgap reference is turned on. The ENABLE input can be programmed to be either active low (default from the factory) or active high (Register R1B). SEATED1# and SEATED2# -- the SEATED inputs are effectively two additional enable inputs that must be low to enable the sequencing of the card-side voltages. In a staggered pin environment these inputs can be tied to the "short" pins, insuring the card is fully seated before any power is applied to the cardside logic. These inputs can also be tied to card insertion switches to indicate proper seating. PWR_ON -- the PWR_ON input is the last input that will typically be driven to enable power sequencing to the card-side. The PWR_ON input can be programmed to be either active low (default from the factory) or active high (Register R1B).
POWER MANAGEMENT STATUS OUTPUTS
The TRAKKER has two types of status outputs that it provides to the host system or host processor resident on its board. One type of output is "hardwired" internally and the other is programmable. HEALTHY# -- The HEALTHY output is an active-low open-drain output that can be wire-ORed with other opendrain signals. It is driven low when all of the enabled managers' card-side voltages are valid and there are no over-current conditions. The signal is used to indicate the power supplies are within their programmed operating limits.
SUMMIT MICROELECTRONICS, Inc.
6
2049 2.2 9/13/00
SMT4004
CBFAULT -- CBFAULT is driven active whenever an over-current condition is detected. It is a programmable output that can be either an active high or active low (factory default) output.
FAULT REGISTER
Whenever an interrupt is generated the cause of the fault will be recorded in the nonvolatile status Register. In order to avoid false recordings during power-down situations, no faults will be recorded if the PWR_ON input has been deactivated. The fault Registers are located at R1D through R1F. The fault source is indicated by a "1" in the assigned bit location. Overwriting the fault Register with "0's" is the only way to clear a recorded fault condition. CROWBAR -- The CROWBAR output is another form of status output. The conditions to generate a crowbar output are programmable in Register R19. Whenever one of the conditions occurs the CROWBAR output will strobe. Rapid shutdown of the card-side supplies may be required to prevent damage to the DSP's or microprocessors. SCRs with a fast turn-on time make excellent crowbar devices and only need a pulse of gate current to `trigger.'
RESETS
RST1# to RST4# -- Associated with each manager is a reset output. They are active-low open-drain outputs that can be wire-ORed with other open-drain signals. The user can select UV1, UV2 and/or an over-current condition as the trigger for the reset pulse by programming Registers R11 and R12 (the default condition from the factory is all conditions generate a reset). The reset pulse width is adjustable by writing to Register R1C (default condition from the factory is pulse of 200ms). MR# -- When driven low the manual reset input will automatically drive all four reset outputs low.
INTERRUPTS
IRQ# -- the IRQ output is an active low open-drain output that is driven low whenever one or more of its programmed triggers is active. There are twenty programmable sources for generating the interrupt: bus-side over- and under-voltage, card-side under-voltage 1 and 2, and an over-current condition. Each source is individually enabled by writing to Registers R13, R14 and R15. The default from the factory is to enable all sources. The IRQ# output can only be cleared by bringing IRQ_CLR# low, or after a power-down/power-up sequence. TRKR_IRQ# -- the TRAKKER interrupt indicates there was a skew of greater than 300mV during the power on cycle. The source of the TRKR_IRQ# is programmable and can be initiated by any one of the managers. The configuration Registers R11 and R12 select the source of interrupt. Configuration Register R10 enables the TRKR_IRQ# output (or one of three other options). The default from the factory is to enable all sources. The TRKR_IRQ# output can only be cleared by bringing IRQ_CLR high or after a power-down/power-up sequence. In order to avoid false interrupts during a power-on sequence there is a programmable "power-on interrupt holdoff" register. The delay can be programmed from 200ms to 1600ms. The interrupt hold-off is in Register R15 and its default value from the factory will be 1600ms.
MEMORY AND REGISTER ACCESS
A0, A1 & A2 -- The address pins are biased either to the highest VI pin or GND, and provide a mechanism for assigning a unique address to the SMH4004. SDA -- SDA is a bidirectional serial data pin. It is configured as an open drain output and will require a pullup to the highest VI pin. SCL -- SCL is the serial clock input.
MISCELLANEOUS MANAGER SIGNALS
1.25VREF -- This pin is a 1.25V Reference output that can be used in conjunction with external circuitry. UV_OVERRIDE -- The Under-Voltage Override input will disable the under-voltage comparators. This can be used for board test and also during system margining. FORCE_SD -- When asserted the Force Shut Down input will immediately clamp the VGATE outputs to ground. This can be used in conjunction with the CROWBAR. The active level for FORCE_SD is programmable and accessible in Register R1B.
SUMMIT MICROELECTRONICS, Inc.
2049 2.2 9/13/00
7
SMT4004
REGISTER FORMATS AND FUNCTIONS
There are four basic register types. The first are those that set a monitoring threshold where the binary value written to the register is multiplied times the base incremental voltage. The second type enables or disables a specific function: unless otherwise indicated a "1" will always enable the function and a "0" will disable or deselect that function. Note: only the enabled condition will be depicted in the following tables. The third Register type allows selection of various timer values. These are not incremental, like the thresholds, but specific bit patterns select specific timer values. The fourth register type is the nonvolatile fault register that records fault conditions. A "0" in any bit location indicates its corresponding monitor function was within specified limits when the fault occurred. A "1" in any bit location indicates its corresponding monitor function was outside its specified limits when the fault occurred.
Bus-side Under-voltage Threshold
Registers 00, 01, 02 and 03 are identical. Their contents select the under-voltage threshold for the VI1, VI2, VI3 and VI4 inputs, respectively. Register R00, R01, R02, R03 D7 1 0 0 D6 1 0 0 D5 1 0 0 D4 1 0 0 D3 1 0 0 D2 1 0 0 D1 1 0 1 D0 1 0 0 Action Highest threshold adjustment = 6.0V Lowest threshold adjustment = 0.9V Threshold = 0.9V + (2 x .02V) = 0.94V, e.g.
2049 Table01 1.0
Bus-side Under-voltage Threshold Enable and Over-voltage Offset
Registers 04, 05, 06 and 07 are identical. Their contents determine whetheror not the under- or over-voltage capabilities are enabled, and establish the over-voltage offset value for the VI1, VI2, VI3 and VI4 inputs, respectively. Register R04, R05, R06, R07 D7 x x x D6 1 x x D5 x 1 x D4 x x 0 D3 x x 0 D2 x x 0 D1 x x 1 D0 x x 0 Action Enables under voltage detection Enables over voltage detection Threshold = (VITHRESHOLD + 20%) + (n x .04VITHRESHOLD) where n = register binary value
2049 Table02 1.0
Card-side Under-voltage Threshold
Registers 08, 09, 0A and 0B are identical. Their contents select the under-voltage threshold for the VO1, VO2, VO3 and VO4 inputs, respectively. Register R08, R09, R0A, R0B D7 1 0 0 D6 1 0 0 D5 1 0 0 D4 1 0 0 D3 1 0 0 D2 1 0 0 D1 1 0 1 D0 1 0 0 Action Highest threshold adjustment = 6.0V Lowest threshold adjustment = 0.9V Threshold = 0.9V + (2 x .02V) = 0.94V, e.g.
2049 Table03 1.0
8
2049 2.2 9/13/00
SUMMIT MICROELECTRONICS, Inc.
SMT4004
Card- side Under-voltage Threshold Enable and Over-voltage Offset
Registers 0C, 0D, 0E and 0F are identical These registers will either enable or disable their associated power man-
agement functions and soft start capability. Their contents also determine whether the under- or over-voltage capabilities are enabled and the contents establish the overvoltage offset value for the VO1, VO2, VO3 and VO4 inputs, respectively.
Register R0C, R0D, R0E, R0F D7 1 x x x D6 x 1 x x D5 x x 1 x D4 x x x 0 D3 x x x 0 D2 x x x 0 D1 x x x 1 D0 x x x 0 Action Power management channel enabled 1 = Enable soft start; 0 = Enable Trakking Enables under voltage 2 Threshold = (UV1) - (n x UV1 x 0.01) where n = register binary value
2049 Table04 1.0
Addressing and Slew Rate Control
Configuration Register 10 is used to configure the addressing protocol for the TRAKKER. Bit 7 determines whether the device will respond with an acknowledge to
any bus request addressing its device type identifier, or whether it will be selective and only respond if the A2, A1 and A0 bits match the biasing of the external pins. Bit 6 selects the device type identifier to be used for the memory array.
Register R10 D7 0 1 x x D6 x x 0 1 0 0 x 1 1 0 1 0 x 0 1 1 0 1 0 1 0 x 0 1 1 0 1 0 1 x 0 1 x x D5 D4 D3 D2 D1 D0 Action Responds only to Pin biased bus addresses Responds to all bus addresses Memory device-type identifier 1010 Memory device-type identifier 1011 TRAKKER over/under 300mV differential action Ignore Shut down the faulty supply and TRKR_IRQ# Shut down all supplies and TRKR_IRQ# Generate TRKR_IRQ# TRAKKER slew rate low to high (off to on) 100V/s 250V/s 500V/s 1000V/s 100V/s 250V/s 500V/s 1000V/s
2049 Table05 1.0
TRAKKER slew rate high to low (on to off)
SUMMIT MICROELECTRONICS, Inc.
2049 2.2 9/13/00
9
SMT4004
Reset Source Select and TRAKKER IRQ Select (for Supply Managers 1 and 2)
Register R11 D7 VO1-1 1 x x x x x x x D6 VO1-2 x 1 x x x x x x D5 VI1O x x 1 x x x x x D4 TRKR1 x x x 1 x x x x D3 VO2-1 x x x x 1 x x x D2 VO2-2 x x x x x 1 x x D1 VI2O x x x x x x 1 x D0 TRKR2 x x x x x x x 1 Action Selects card-side1 UV1 as RST#1 trigger Selects card-side1 UV2 as RST#1 trigger Selects CBI1 as RST#1 trigger Selects TRK1 error as an interrupt source Selects card-side2 UV1 as RST#2 trigger Selects card-side2 UV2 as RST#2 trigger Selects CBI2 as RST#2 trigger Selects TRK2 error as an interrupt source
2049 Table06 1.0
Reset Source Select and TRAKKER IRQ Select (for Supply Managers 3 and 4)
Register R12 D7 VO3-1 1 x x x x x x x D6 VO3-2 x 1 x x x x x x D5 VI3O x x 1 x x x x x D4 TRKR3 x x x 1 x x x x D3 VO4-1 x x x x 1 x x x D2 VO4-2 x x x x x 1 x x D1 VI4O x x x x x x 1 x D0 TRKR4 x x x x x x x 1 Action Selects card-side3 UV1 as RST#3 trigger Selects card-side3 UV2 as RST#3 trigger Selects CBI3 as RST#3 trigger Selects TRK3 error as an interrupt source Selects card-side4 UV1 as RST#4 trigger Selects card-side4 UV2 as RST#4 trigger Selects CBI4 as RST#4 trigger Selects TRK4 error as an interrupt source
2049 Table07 1.0
10
2049 2.2 9/13/00
SUMMIT MICROELECTRONICS, Inc.
SMT4004
IRQ Source Select (for Supply Managers 1 and 2)
Register R13 D7 VI1-OV 1 x x x x x x x D6 VI1-UV x 1 x x x x x x D5 VO1-1 x x 1 x x x x x D4 VO1-2 x x x 1 x x x x D3 VI2-OV x x x x 1 x x x D2 VI2-UV x x x x x 1 x x D1 VO2-1 x x x x x x 1 x D0 VO2-2 x x x x x x x 1 Action Selects bus-side1 OV as an IRQ# trigger Selects bus-side1 UV as an IRQ# trigger Selects card-side1 UV1 as an IRQ# trigger Selects card-side1 UV2 as an IRQ# trigger Selects bus-side2 OV as an IRQ# trigger Selects bus-side2 UV as an IRQ# trigger Selects card-side2 UV1 as an IRQ# trigger Selects card-side2 UV2 as an IRQ# trigger
2049 Table08 1.0
IRQ Source Select (for Supply Managers 3 and 4)
Register R14 D7 VI3-OV 1 x x x x x x x D6 VI3-UV x 1 x x x x x x D5 VO3-1 x x 1 x x x x x D4 VO3-2 x x x 1 x x x x D3 VI4-OV x x x x 1 x x x D2 VI4-UV x x x x x 1 x x D1 VO4-1 x x x x x x 1 x D0 VO4-2 x x x x x x x 1 Action Selects bus-side3 OV as an IRQ# trigger Selects bus-side3 UV as an IRQ# trigger Selects card-side3 UV1 as an IRQ# trigger Selects card-side3 UV2 as an IRQ# trigger Selects bus-side4 OV as an IRQ# trigger Selects bus-side4 UV as an IRQ# trigger Selects card-side4 UV1 as an IRQ# trigger Selects card-side4 UV2 as an IRQ# trigger
2049 Table09 1.0
SUMMIT MICROELECTRONICS, Inc.
2049 2.2 9/13/00
11
SMT4004
IRQ Power-on Delay and Source Select (for All Supply Managers)
Register R15 D7 x x x x x x x x x D6 0 1 1 1 1 x x x x D5 0 0 0 1 1 x x x x D4 0 0 1 0 1 x x x x D3 x x x x x 1 x x x D2 x x x x x x 1 x x D1 x x x x x x x 1 x D0 x x x x x x x x 1 Action IRQ# power on delay off (0ms) IRQ# power on delay 200ms IRQ# power on delay 400ms IRQ# power on delay 800ms IRQ# power on delay 1600ms Supply 1 over-current triggers IRQ# Supply 2 over-current triggers IRQ# Supply 3 over-current triggers IRQ# Supply 4 over-current triggers IRQ#
2049 Table10 1.0
CROWBAR Source Enables
Register R19 D7 FORCE _SD 1 x x x x x x x D6 IRQ# x 1 x x x x x x D5 TRK_ IRQ# x x 1 x x x x x D4 RST1 x x x 1 x x x x D3 RST1 x x x x 1 x x x D2 RST1 x x x x x 1 x x D1 RST1 x x x x x x 1 x D0 QUICK TRIP x x x x x x x 1 Action Enable FORCE_SD General interrupt TRAKKER interrupt Supply 1 reset Supply 2 reset Supply 3 reset Supply 4 reset Quick Trip condition
2049 Table11 1.0
12
2049 2.2 9/13/00
SUMMIT MICROELECTRONICS, Inc.
SMT4004
Quick-trip Voltage Thresholds
Register R1A D7 0 0 1 1 D6 0 1 0 1 0 x 0 1 1 0 1 0 1 0 x 0 1 1 0 1 0 1 0 x 0 1 1 0 1 0 1 x x x D5 D4 D3 D2 D1 D0 Off 75mV 100mV 150mV Off 75mV 100mV 150mV Off 75mV 100mV 150mV Off 75mV 100mV 150mV
2049 Table12 1.0
MANAGER 1
MANAGER 2
MANAGER 3
MANAGER 4
Action
Over-current Delay and Active Pin Level Select
Register R1B D7 na D6 na D5 CB 1 x x x x x x x x x x x D4 EN x 1 x x x x x x D3 PO x x 1 x x x x x D2 F-SD x x x 1 x x x x D1 x x x x 0 0 1 1 D0 x x x x 0 1 0 1 Action CBFAULT output (1 = active high) ENABLE input (1 = active high) PWR_ON input (1 = active high) FORCE_SD input (1 = active high) 25s 50s 100s 200s
2049 Table13 1.0
OC - DLY
Over-current delay
SUMMIT MICROELECTRONICS, Inc.
2049 2.2 9/13/00
13
SMT4004
Timer Configuration Register
Register R1C D7 0 0 1 1 D6 0 1 0 1 0 1 x 1 1 1 x 0 0 1 1 x 0 1 0 1 0 1 x x 1 1 1 x 0 0 1 1 x 0 1 0 1 x x x D5 D4 D3 D2 D1 D0 25ms 50ms 100ms 200ms Off 800ms 1600ms 3200ms 6400ms Off 400ms 800ms 1600ms 3200ms
2049 Table14 1.0
RESET PERIOD
LONGDOGTIMER
WATCHDOG TIMER
Action
14
2049 2.2 9/13/00
SUMMIT MICROELECTRONICS, Inc.
SMT4004
Status Registers
SR1D D7 VI1-UV 1 x x x x x x x D6 VI2-UV x 1 x x x x x x D5 VI3-UV x x 1 x x x x x D4 VI4-UV x x x 1 x x x x D3 VI1-OV x x x x 1 x x x D2 VI2-OV x x x x x 1 x x D1 VI3-OV x x x x x x 1 x D0 VI4-OV x x x x x x x 1 Bus-side1 UV Bus-side2 UV Bus-side3 UV Bus-side4 UV Bus-side1 OV Bus-side2 OV Bus-side3 OV Bus-side4 OV
2049 Table15 1.0
Action
SR1E D7 VO1UV1 1 x x x x x x x D6 VO2UV1 x 1 x x x x x x D5 VO3UV1 x x 1 x x x x x D4 VO4UV1 x x x 1 x x x x D3 VO1UV2 x x x x 1 x x x D2 VO2UV2 x x x x x 1 x x D1 VO3UV2 x x x x x x 1 x D0 VO4UV2 x x x x x x x 1 Action Card-side1 UV1 Card-side2 UV1 Card-side3 UV1 Card-side4 UV1 Card-side1 UV2 Card-side2 UV2 Card-side3 UV2 Card-side4 UV2
2049 Table16 1.0
SR1F D7 TRK1 1 x x x x x x x D6 TRK2 x 1 x x x x x x D5 TRK3 x x 1 x x x x x D4 TRK4 x x x 1 x x x x D3 OC1 x x x x 1 x x x D2 OC2 x x x x x 1 x x D1 OC3 x x x x x x 1 x D0 OC4 x x x x x x x 1 Action TRAKKER error supply 1 TRAKKER error supply 2 TRAKKER error supply 3 TRAKKER error supply 4 Over-current supply 1 Over-current supply 2 Over-current supply 3 Over-current supply 4
2049 Table17 1.0 SUMMIT MICROELECTRONICS, Inc. 2049 2.2 9/13/00
15
SMT4004
AC OPERATING CHARACTERISTICS
Over recommended operating conditions
Symbol fSCL tLOW tHIGH tBUF tSU:STA tHD:STA tSU:STO tAA tDH tR tF tSU:DAT tHD:DAT TI tWR Parameter SCL clock frequency Clock low period Clock high period Bus free time Start condition setup time Start condition hold time Stop condition setup time Clock edge to valid output Data Out hold time SCL and SDA rise time SCL and SDA fall time Data In setup time Data In hold time Noise filter SCL and SDA Write cycle time Noise suppression 250 0 100 5 SCL low to valid SDA (cycle n) SCL low (cycle n+1) to SDA change Before new transmission Conditions Min. 0 4.7 4.0 4.7 4.7 4.0 4.7 0.3 0.3 1000 300 3.5 Max. 100 Units kHz s s s s s s s s ns ns ns ns ns ms
2049 Table18 2.0
tR
tF
tHIGH
tLOW
SCL
tSU:SDA tHD:DAT tSU:DAT tSU:STO
tHD:SDA
tBUF
SDA In
tAA
tDH
SDA Out
2049 Fig02 1.0
Figure 2. Memory Operating Characteristics
16
2049 2.2 9/13/00
SUMMIT MICROELECTRONICS, Inc.
SMT4004
Master SDA Slave
S T A R Device Type Bus T Address Address
Typical Write Operation (Standard memory device type)
A AA A AA AA 7 65 4 32 10 A C K A C K DDDDDDDD 76543210 A C K
S T O P
1010
R BB AAA/ 218W
Up to 15 additional bytes can be written before issuing the stop.
Master SDA Slave
S T A R T
Current Address Read (Alternate memory device type) 10 10
R BB AAA/ 218W A C K A A A A AA AA 7 6 5 4 32 10
A C K DDDDDDDD 76543210
A C K
S T O P
The host may continue clocking out data so long as it provides an ACK response after each byte.
Master SDA Slave
S T A R T
Writing Configuration Registers
R BB AAX/ W 21 A C K
S T O P DDDDDDDD 76543210 A C K A C K
1 00 1
CCCCCCCC 76543210
Master SDA Slave
S T A R T
Reading the Configuration Register
BB R AAX/ 21 W A C K CCCCCCCC 76543210
A C K
S T A R T
AS CT KO P
1 00 1
1 00 1
BB R AAX/ 21 W A C K
DDDDDDDD 76543210
2049 Fig03 2.0
Figure 3. Read and Write Operations
SUMMIT MICROELECTRONICS, Inc.
2049 2.2 9/13/00
17
SMT4004
MEMORY AND REGISTER OPERATION
The TRAKKER has a nonvolatile memory that is configured as a 256 x 8 array. Configuration Registers reside in another `device type' address space. All read and write operations to both `device type' spaces are handled via an industry standard two-wire interface. The bus was designed for two-way, two-line serial communication between different integrated circuits. The two lines are a serial data line (SDA), and a serial clock line (SCL). The SDA line must be connected to a positive supply by a pull-up resistor, located somewhere on the bus the receipt of each subsequent 8-bit word. In the READ mode the TRAKKER transmits eight bits of data, releases the SDA line, and then monitors the line for an ACKnowledge signal. If an ACKnowledge is detected, and no STOP condition is generated by the master, the TRAKKER will continue to transmit data. If an ACKnowledge is not detected the TRAKKER will terminate further data transmissions and await a STOP condition before returning to the standby power mode.
Device Addressing
Following a start condition the master must output the address of the slave it is accessing. The most significant four bits of the slave address are the device type identifier (see the following Table). The next three bits are the physical device address.
Data Protocol
The protocol defines any device that sends data onto the bus as a "transmitter" and any device that receives data as a "receiver." The device controlling data transmission is called the "master" and the controlled device is called the "slave." The TRAKKER will always be a "slave" device since it never initiates a data transfer. One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during clock high time, because changes on the data line while SCL is high will be interpreted as start or stop condition.
Read/Write Bit
The last bit of the data stream defines the operation to be performed. When set to "1," a read operation is selected; when set to "0," a write operation.
MEMORY WRITE OPERATIONS
The TRAKKER allows two types of write operations: bytewrite and page write. A byte-write operation writes a single byte during the nonvolatile write period (tWR). The page write operation allows up to 16 bytes in the same page to be written during tWR.
START and STOP Conditions
When both the data and clock lines are high, the bus is said to be not busy. A high-to-low transition on the data line, while the clock is high, is defined as the "START" condition. A low-to- high transition on the data line while the clock is high is defined as the "STOP" condition.
Byte Write
After the slave address is sent (to identify both the slave device and a read or write operation), a second byte is transmitted which contains the 8-bit address of any one of the 256 words in the array. Upon receipt of the word address the TRAKKER responds with an ACKnowledge. After receiving the next byte of data it again responds with an ACKnowledge. The master then terminates the transfer by generating a STOP condition, at which time the TRAKKER begins the internal write cycle. While the internal write cycle is in progress the TRAKKER inputs are disabled, and the device will not respond to any requests from the master.
Acknowledge (ACK)
Acknowledge is a software convention used to indicate successful data transfers. The transmitting device, either the master or the slave, will release the bus after transmitting eight bits. During the ninth clock cycle the receiver will pull the SDA line low to ACKnowledge that it received the eight bits of data. The TRAKKER will respond with an ACKnowledge after recognition of a START condition and its slave address byte. If both the device and a write operation are selected the TRAKKER will respond with an ACKnowledge after Device Type D7 1 1 1
18
Bus Address D4 0 1 1 A2 A1 A0 D3 D2 D1
R/W D0 1/0
D6 0 0 0
D5 1 1 0
Action Memory device-type address Alternate memory device-type address Configuration registers device-type address
2049 Table19 1.0
2049 2.2 9/13/00
SUMMIT MICROELECTRONICS, Inc.
SMT4004
Page Write
The TRAKKER is capable of a 16-byte page-write operation. It is initiated in the same manner as the byte-write operation, but instead of terminating the write cycle after the first data word the master can transmit up to 15 more bytes of data. After the receipt of each byte the TRAKKER will respond with an ACKnowledge. The TRAKKER automatically increments the address for subsequent data words. After the receipt of each word, the low order address bits are internally incremented by one. The high order bits of the address byte remain constant. Should the master transmit more than 16 bytes, prior to generating the STOP condition, the address counter will "roll over" and the previously written data will be overwritten. As with the byte-write operation, all inputs are disabled during the internal write cycle. Refer to Figure 3 for the address, ACKnowledge and data transfer sequence.
Write Cycle In Progress
Issue Start Issue Stop Issue Slave Address and R/W = 0
ACK Returned Yes
No
Acknowledge Polling
When the TRAKKER is performing an internal WRITE operation it will ignore any new START conditions. Since the device will only return an acknowledge after it accepts the START, the part can be continuously queried until an acknowledge is issued, indicating that the internal WRITE cycle is complete. See the flow diagram for the proper sequence of operations for polling.
Next Operation a Write? Yes Issue Address
No
Issue Stop
Proceed With Write
Await Next Command
2049 Flow01 1.0
READ OPERATIONS
Read operations are initiated with the R/W bit of the identification field set to "1." There are two different read options: 1. Current Address Byte Read 2. Random Address Byte Read Flow Chart
Random Address Read
Random address read operations allow the master to access any memory location in a random fashion. This operation involves a two-step process. First, the master issues a write command which includes the start condition and the slave address field (with the R/W bit set to WRITE), followed by the address of the word it is to read. This procedure sets the internal address counter of the TRAKKER to the desired address. After the word address acknowledge is received by the it the master immediately reissues a start condition followed by another slave address field with the R/W bit set to READ. The TRAKKER will respond with an acknowledge and then transmit the 8 data bits stored at the addressed location. At this point, the master does not acknowledge the transmission but does generate the stop condition. The TRAKKER discontinues data transmission and reverts to its standby power mode.
Current Address Read
The TRAKKER contains an internal address counter which maintains the address of the last word accessed, incremented by one. If the last address accessed (either a read or write) was to address location n, the next read operation would access data from address location n+1 and increment the current address pointer. When the TRAKKER receives the slave address field with the R/W bit set to "1" it issues an acknowledge and transmits the 8bit word stored at address location n+1. The current address byte read operation only accesses a single byte of data. The master does not acknowledge the transfer, but does generate a stop condition. At this point the TRAKKER discontinues data transmission.
SUMMIT MICROELECTRONICS, Inc.
2049 2.2 9/13/00
19
SMT4004
Sequential READ
Sequential reads can be initiated as either a current address READ or random access READ. The first word is transmitted as with the other byte read modes (current address byte READ or random address byte READ). However, the master now responds with an ACKnowledge, indicating that it requires additional data from the TRAKKER. The TRAKKER continues to output data for each ACKnowledge received. The master terminates the sequential READ operation by not responding with an ACKnowledge, and issues a STOP condition. During a sequential read operation the internal address counter is automatically incremented with each ACKnowledge signal. For read operations all address bits are incremented, allowing the entire array to be read using a single read command. After a count of the last memory address the address counter will `roll-over' and the memory will continue to output data.
20
2049 2.2 9/13/00
SUMMIT MICROELECTRONICS, Inc.
SMT4004
APPLICATION CIRCUIT
See Figure 4. A typical circuit soft starting the 5V supply and TRAKKING the 3.3V, 2.5V and 1.8V supplies
2.5V 1.8V 4 x 330F
3.3V
5V
500F
5 x 220F
2 x 330F
VO4 VO3 VO2 VO1
10
RST1# RST2# RST3# RST4# CROWBAR VDD_CAP
10
SMT4004
10
10
CBFAULT IRQ# HEALTHY# A2 A1 A0 SCL SDA AGND DGND PGND PGND
VI4 VI3 VI2 VI1
1.8V @10A
2.5V @4A
10k
To Pullup RS
4.7F
10k
10k
ENABLE UV_OVERRIDE SEATED1# PWR_ON FORCE_SD SEATED2#
CB4 CB3 CB2 CB1
2.5m 5m 2m 2m
RAW3.3V
RAW5V
4.7F
2049 Fig04 2.0
Figure 4. Application Circuit
SUMMIT MICROELECTRONICS, Inc.
2049 2.2 9/13/00
GND
100nF
VGATE4 VGATE3 VGATE2 VGATE1
WLDI WDO# LDO# MR# IRQ_CLR# 1.25VREF TRKR_IRQ# VGG_CAP
10F
GND
21
SMT4004
ORDERING INFORMATION
SMT4004 Base Part Number
Register R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF R10 R11 R12 R13 R14 R15 R19 R1A RIB RIC Hex Contents B4 69 41 28 60 60 62 67 B9 6E 46 2D A2 A3 A4 A6 05 FF FF FF FF EF 81 AA 02 F6 VO Threshold of 4.5V V1 Threshold of 3.OV V2 threshold of 2.2V V3 Threshold of 1.7V V0 UV and OV enabled OV set to 5.5V V1 UV and OV enabled OV set at 3.6V V2 UV and OV enabled OV set at 2.8V V3 UV and OV enabled OV set at 2.5V Card Side VO Threshold of 4.6V Card Side V 1 Threshold of 3.1 V Card Side V2 threshold of 2.3V Card Side V3 Threshold of 1.8V Card Side VO Threshold 2 of 4.5V Card Side V 1 Threshold 2 of 3.OV Card Side V2 threshold 2 of 2.2V Card Side V3 Threshold 2 of 1.7V Responds to pin biased addresses, 1010BIN, 250V/s slew rate on and off Enable all RESET sources Enable all RESET and IRQ sources Enable all IRQ sources Enable all IRQ sources 800 ms POR to IRQ delay, enable all sources Enable Crowbar on manual input and Quicktrip only Enable 100mV Quicktrip all manager circuits All outputs active low, over current delay 100s Reset 200ms, Longdog 3200ms, Watchdog 1600ms
2049 Reg Table 1.0
F Package F = 48 Pin TQFP
Configured as:
22
2049 2.2 9/13/00
SUMMIT MICROELECTRONICS, Inc.
SMT4004
PACKAGE
48 PIN TQFP PACKAGE
8.975 - 9.025 0.353 - 0.355 6.5 - 7.1 0.271 - 0.280
0.02 0.50 BSC
6.5 - 7.1 0.271 - 0.280
8.975 - 9.025 0.353 - 0.355
0.009 0.22
0.003 0.076
DETAIL "A"
0.053 - 0.057 1.35 - 1.45
1 ref
Pin 1
0.063 1.60 max
0.018 - 0.030 0.004 - 0.008 0.10 - 0.20 0.45 - 0.75
A
B
mm. in.
DETAIL "B"
NOTICE SUMMIT Microelectronics, Inc. reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. SUMMIT Microelectronics, Inc. assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained herein reflect representative operating parameters, and may vary depending upon a user's specific application. While the information in this publication has been carefully checked, SUMMIT Microelectronics, Inc. shall not be liable for any damages arising as a result of any error or omission. SUMMIT Microelectronics, Inc. does not recommend the use of any of its products in life support or aviation applications where the failure or malfunction of the product can reasonably be expected to cause any failure of either system or to significantly affect their safety or effectiveness. Products are not authorized for use in such applications unless SUMMIT Microelectronics, Inc. receives written assurances, to its satisfaction, that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; and (c) potential liability of SUMMIT Microelectronics, Inc. is adequately protected under the circumstances. (c) Copyright 2000 SUMMIT Microelectronics, Inc.
I2C is a trademark of Philips Corporation.
SUMMIT MICROELECTRONICS, Inc. 2049 2.2 9/13/00
23

▲Up To Search▲

Price & Availability of SMTB4004F

	To Download SMTB4004F Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .